Close

Latch and Memory tests

A project log for LIGHT LOGIC - HIC SVNT DRACONES

Using a LED/LDR pair to form inverting Photonic logic gates. The entire Boolean logic set handled by resistors and diodes! Who'd'a thunk

dr-cockroachDr. Cockroach 10/09/2018 at 10:560 Comments

October 10, 2018 -  The S-R latch is now working at 3 volts. Circuit is a basic Nand S-R latch with Not gates on the inputs.

The logic for the above video.




Wired up the first test memory board using Nand's. It has issues keeping it from changing state when I want it to and needs a lot of tinkering. I am going to try out Nor gates as well

Discussions