Shashank V M-
1Prerequisites
Download and install Yosys and clone the GitHub repo.
-
2Running the code
sby -f ecc.sby
-
3Viewing the output
View the traces in GTKWave by opening the VCD files present in ecc_witness/engine_0/.
Formal Verification of RVECC Error Correcting Code
Formal verification of open source Error Correcting Hardware from CHIPS Alliance using the open source Yosys tool.
Discussions
Become a Hackaday.io Member
Create an account to leave a comment. Already have an account? Log In.